Abstract-A 256-channel time-of-flight electronics system has been developed for a facility called "Back-n white neutron source (WNS)" in China Spallation Neutron Source (CSNS). This paper presents the structure and performance of the electronics system and test results at CSNS-WNS. A piece of lithium glass scintillator, coupled with a 256-channel multi-anode photomultiplier tube, is placed at the center of the neutron beam line as the detector. A 256-channel readout electronics system, including one front-end board (FEB), four time-to-digital converter (TDC) cards and one clock distribution module (CDM), measures the arrival time of each signal from the detector. Signals are sent to FEB from the detector through 15-cm cables and discriminated on FEB. FEB drives differential signals over 2-m cables to the TDC cards. Each TDC card has 64 channels, using a fieldprogrammable gate array (FPGA) to measure the arrival time of each signal. The CDM supplies clock signals to the TDC cards to make them work synchronously. The TDC cards and CDM are housed in one peripheral component interconnect (PCI) eXtensions for Instrumentation chassis. The TDC cards achieve a timing precision of 3.5 ns. The electronics system meets the requirement of the experiment and is currently being used in CSNS.
I. INTRODUCTION
T HE China Spallation Neutron Source (CSNS) is a large scientific facility that can provide high-flux neutrons generated by high-energy protons impacting a tungsten target at 25 Hz [1] . The Back-n white neutron source (WNS) beamline generates back-streaming neutrons with a wide energy spectrum from electronvolts to hundreds of megaelectron volts [2] - [4] . The layout of Back-n WNS is shown in Fig. 1 .
To study the properties of back-streaming neutrons, the profile and energy of them need to be measured. A time-of- flight (TOF) measurement system at Back-n WNS has been proposed by Tan et al. [1] . The structure of the system is shown in Fig. 2 . The flight distance between the tungsten target and the detector is about 77.5 m. The flight time of neutrons refers to the interval when they travel from the target to the detector. For nonrelativistic neutrons, the relationship between the flight time t, the flight distance L, and the energy E can be described as
A lithium glass scintillator and a multi-anode photomultiplier tube (MaPMT) with 256 pixels are selected to measure the arrival time of neutrons coming from the tungsten target. The scintillator with a size of 50 mm × 50 mm × 1 mm converts neutron signals into optical signals. The Hamamatsu MaPMT H9500, tightly coupled to the scintillator, has a sensitive area of 49 mm × 49 mm with 256 channels to transform optical signals into electrical signals [5] . Thus, a 256-channel readout electronics system is required to process the electrical signals and generate corresponding timestamp data for further analysis.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. II. ELECTRONICS DESIGN According to the requirement of this system, neutrons with energy from electronvolts to 10 MeV should be measured [1] . The flight time of neutrons in this energy range is from 1.8 μs to 5.6 ms. Based on the prediction of the experiment, every time protons hit the target, each channel of the detector gives out 50 signals at most. Thus, the event rate can be 320 k/s for 256 channels when protons hit the target at 25 Hz. If the timestamp for every event is filled with 32 bits, the data bandwidth for transmission should be higher than 1.28 MB/s. In addition, a dead time of 100 ns is enough to avoid overlapping of neutron signals. In order to make the contribution to overall energy resolution less than 1% by the electronics system, the timing precision should be better than 9 ns. Table I lists the requirement of the readout electronics system.
There are several approaches to get a flight time of neutrons in some experiments. Neutrons with energies from tens of kiloelectronvolts up to a few megaelectronvolts must be measured at nELBE [6] . Due to the short 4-m flight distance at this facility for neutrons, a time-to-digital converter (TDC) module CAEN V1190A, providing a time resolution of 100 ps, is used to distinguish neutrons from the photon background. The full-scale range of V1190A can be set as 104 μs at most, which still does not meet the requirement of our system [7] . A timing filter amplifier with an integration constant of 20 ns and a waveform digitizer CAEN N1728 with four channels and 10-ns sampling rate were used to get the arrival time of neutrons at ISIS [8] , [9] . However, limited by the number of channels of the waveform digitizer, it is unsuitable to take this method in our system. To make our system meet the requirement at a low cost, we developed a readout system with a preamplifier front-end board (FEB) and four timing module TDC cards. In order to acquire data from TDC cards, a peripheral component interconnect eXtensions for instrumentation (PXI) chassis is used which can reach a theoretical data rate of 132 MB/s using a 32-bit data bus.
The readout system mainly consists of four parts: one FEB, four TDC cards, one clock distribution module (CDM), and a PXI chassis. Fig. 3 shows the interconnection between them.
Signals from the detector are sent to FEB through 15-cm cables. Each channel on FEB deals with the signals of the corresponding channel from the detector. The processed signals from FEB, regarded as stop signals for time measurement, are fed into four TDC cards through 2-m cables. 
A. FEB
Amplifiers and comparators are used on FEB to deal with signals from MaPMT. In order to reduce the influence on timing signals during the amplification and discrimination procedure, a high-bandwidth amplifier and a high-speed comparator should be chosen to process the signals. In addition, high integration is also important, which means that the number of channels in one chip should be as large as possible. Therefore, LMH6722 is chosen as the amplifier with a bandwidth of 400 MHz at a gain of 2 and an output signal amplitude of 500 mV [10] , and AD8564 is chosen as the comparator. Both the amplifier and the comparator have four channels in one chip. The crosstalk between channels in the chip can be ignored because of the short leading edge time and small amplitude of the signals from the detector. sent to the TDC cards through 2-m cables. The block diagram of one channel on FEB is shown in Fig. 5 and the photograph of FEB is shown in Fig. 6 .
B. TDC Card
There are some approaches to realize the timing resolution of a few nanoseconds. One of the methods is to use a counter for large-scale time measurement. Along with the counter, several shifted clock signals, evenly interpolating one clock period, achieve high-precision time measurement. This method has been clearly discussed by Fries and Williams [11] . Depending on the structure of this method, the clock frequency used in our system is 40 MHz and it is separated into four phases. Therefore, the equivalent least significant bit (LSB) is 6.25 ns, which meets the requirement of time precision in this experiment.
As shown in Fig. 4 , four TDC cards are connected to the FEB by 2-m cables. Each TDC card deals with 64-channel signals from the FEB. A Microsemi ProASIC3E series fieldprogrammable gate array (FPGA) A3PE3000FGG484 on each TDC card is used to measure the arrival time of the signals. The clock signal of each TDC card comes from CDM to ensure the synchronization of the system. All TDC cards are placed in a PXI chassis, which allows for easy control, data transmission, and power distribution. The photograph of the TDC card is shown in Fig. 7 .
There is an interface for start signals on each TDC card. The leading edge of each start signal indicates the moment when the accelerated protons begin to fly to the target. This signal is supplied by the accelerator system and has a time precision better than 10 ns [12] . The signal is amplified and discriminated on the TDC card and then sent to the FPGA as the start signal for time measurement. In addition, 64-channel differential signals from FEB are sent to four LVDS-to-LVTTL converters, SN65LVDS386, and then transferred to FPGA as stop signals for time measurement. The FPGA generates corresponding timestamp data for every start signal and stop signal. The data are transferred to the main control board via the PXI backplane for further analysis. Fig. 8 shows the structure of the TDC system in FPGA. The time measurement module receives start and stop signals, and generates corresponding timestamps. The data of the stop signals are first kept in some small-capacity FIFOs and then sent to a large-capacity FIFO sequentially controlled by a state machine. The data of the start signals are delivered to the large-capacity FIFO directly. Other module reads data from this FIFO and transfers the data to the computer. This period is mainly for data transmission. Then, the system resets the receiving part and a new start signal is allowed. Thus, the design of the TDC system in FPGA is adequate for start signals with 25 Hz. The data transmission part is always in progress but all data in FIFOs are cleared by the reset signal to prevent accumulation.
A 22-bit counter operating at 40 MHz is used to get timestamps in FPGA. The dynamic range of the counter can be approximately from 0 to 100 ms, which is enough to calculate the interval between two start signals. The counter is always running after powering up and will not be reset except receiving the command from the computer.
In addition, 2-bit data are generated by a clock shifting method to improve the precision. It also takes 8 bits to record the channel number for each stop signal. Therefore, the data format of every 32-bit data is first 8-bit channel number (the channel number of start signal is always set as "ff"), then 22-bit counter data and 2-bit clock shifting data at the end.
The 32-bit data are recorded in two clock cycles, one for getting the timestamp and the other for writing it to FIFO. Thus, the dead time of the measurement system, which is controlled no more than 50 ns, meets the requirement of the experiment.
For every cycle which is from the current start signal to the next start signal, there is one packet header data and one packet end data along with timestamp data to distinguish different event. The packet header is at the beginning of a data packet, indicating a new event driven by the start signal. The 32-bit data of the start signal is next to the packet header. The 32-bit data of stop signals, if any, recorded behind the start information, and the packet end follows the last stop information, suggesting the end of the event.
C. CDM
In order to make the system work synchronously, CDM distributes clock signals which originate from the same source to TDC cards. This module was used in the external target experiment in cooling storage ring of Heavy Ion Research Facility in Lanzhou. The cycle-to-cycle jitter is better than 8.5 ps and the period jitter is better than 5 ps [13] .
There is a 40-MHz crystal oscillator on CDM. The signal from the oscillator fans out four differential clock signals by SY89828L. They are transmitted to TDC cards by 15-cm cables. The CDM is also a PXI card and powered by the backplane.
III. ELECTRONICS TEST
We used a signal generator, AFG3252, that has 100-ps rms for pulse signal typically to test the time measurement precision of the TDC card [14] . The signal generator outputs two pulse signals, one as the start signal and the other as the stop signal, to the TDC card. The interval between the leading edge of the start signal and the stop signal is set by a series of value as different input time. Fig. 10 shows the test platform of the TDC card. Fig. 11 shows how the output results are changed by the input and its error plot. All the points differ from the fit value by less than 0.1 ns. Fig. 12 shows how the time measurement precision is changed by the input.
The time test result presents that the TDC has a precise response between 0 and 10 ms. The rms result shows that the measurement precision is below 3.5 ns throughout the dynamic range.
For the fluctuation of rms, this phenomenon has been discussed by Ye et al. [15] . The quantization error leads to a fluctuation that rms is changed by the interval with a period of LSB. In order to show this phenomenon in our system, a small-step test was done. Fig. 13 shows how rms changes within 12.5 ns, which is twice LSB in our system.
IV. JOINT TEST AT CSNS-WNS
We used the readout electronics system together with the detector to measure the flight time of neutrons at CSNS-WNS. Fig. 14 shows the test platform of the TOF system.
A 50 mm × 50 mm × 1 mm lithium glass scintillator was placed coupled to the front surface of MaPMT so that neutrons could be detected. To protect the MaPMT from γ rays, a lead brick was put in front of the detector. Some unabsorbed γ rays could be distinguished from neutrons by their short flight time with hundreds of nanoseconds.
It took 20 min to complete a test for the neutron beam. A hit map was created from the result. The spot on the detector was controlled to be a circle with 30-mm diameter by the collimators. Fig. 15 shows the hit map. It could be distinguished a circular area with 30-mm diameter in the figure, and the dark spot at the middle and top of the hit map was caused by the MaPMT because it was exposed to the γ rays without any protection at the beginning of the experiment and some channels were damaged.
A time spectrum is also analyzed from the data. It is shown in Fig. 16 . The time spectrum of each pixel is similar to that shown in Fig. 16 so all the data of 256 channels are taken to draw the figure. For the time spectrum, there is a peak at 10 μs. Because the measured interval is between the start signal from accelerator system and the stop signal from the detector, there is a fixed error to the flight time of neutrons mainly caused by the delay of start signal from the other module. Therefore, we took an oscilloscope to get the interval between the start signal and the γ ray signal. The result shows that it is about 750 ns and the γ ray signal is earlier. The flight time of γ ray is about 258 ns according to the calculation. Therefore, the interval between the start signal and the moment when protons hit the target can be added by these two factors and the result is about 1 μs. Therefore, the actual position of the peak on the time spectrum is 11 μs. From (1), it can be calculated that the energy is about 259 keV, which is corresponding to the resonance peak with 250 keV of 6 Li. Therefore, the result confirms that the system works well.
Because it only takes tens of minutes to get the hit map and the spectrum, we do not take the efficiency of MaPMT into account for this short term. For the after pulses of PMT, they have low probability and low rate of occurrence [16] . Therefore, the phenomenon does not have a serious impact on test results.
V. CONCLUSION A 256-channel TOF electronics system has been designed and tested including a 256-channel FEB and four 64-channel TDC cards. The test results indicate that the time measurement precision achieved 3.5 ns over the dynamic range of 10 ms. The profile and the flight time of neutrons have been measured successfully. The measurement system is used as an important device to study the property of the neutron beam. The readout system meets the requirement of the experiment and is currently being used in CSNS.
